Task Responsible: Jorge Sousa
Sub-Tasks
2012-01-09 The architecture of the firmware is now defined. An issue still exists regarding the availability of the WR PTP control software (not found on the WR SVN repository)
2012-01-09 The preliminary architecture of the card and FPGA code in now defined. Component assessment in progress.
2012-01-02 An assessment of the available 16-bit 10 MSPS serial ADCs from various manufacturers, found the more adequate ADC for this module (in terms of static and dynamic parameters, latency and footprint area) to be the Analog Devices AD7626 as well as the pin-to-pin compatible AD7625 (up to 6 MSPS for lower sampling frequency, lower cost requirements).
2012-01-09 No activities were performed yet.
To use the ITER prototype fast plant system controller for the development of the plasma position reflectometry case study for the data acquisition and algorithms
Relevant for MW diagnostics on several existing tokamaks
Digital Integrator based on the chopper ADC module for the ATCA-IO-PROCESSOR test-bench.
Tests shall assess the performance for long term integration.